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A simple expression for the description of tunnel current-voltage characteristics of forward 
biased MOS tunnel diodes with thin oxide layers (of ~ 2 0 Â ) under non degenerate conditions is 
derived by employing Card's theorem on tunnel current and the theory of space charge region for 
calculating the potential distribution. The effect of charges in surface states is not treated explicitly. 
The experimental data are in accordance with the theoretical expression derived here in a wide 
range of bias. The comparison of experimental results with the theoretical expressions permits the 
determination of the effective tunnel thickness. 
Introduction 
Tunneling of carriers from semiconductors through thin insulating layers plays 
an important role in case of MOS Schottky-diodes, as well as in the switching of 
MNOS memory transistors. In the former case, the presence of an insulating layer 
decreases the slope of the I— V characteristics by increasing the "«-value" of the diode 
[1—3]. In the switching process of charge storage MNOS memory transistors, the 
tunneling of carriers from the silicon to the silicon nitride/silicon dioxide interface 
becomes important [4—7]. The penetration of carriers through thin square barriers 
was studied theoretically by BARDEEN [8] from the "many particles" point of view. 
Further theoretical investigations on tunneling, from the "independent particle" 
point of view, were made by HARRISON [9] for the interpretation of Esaki diodes 
and of the current flow between superconducting metals isolated by thin oxide 
layers. More detailed theoretical and experimental investigations were made by 
G R A Y [10] for studying the distribution of surface states and impurity band conduc-
tion in case of a metal — (thin) silicon dioxide — degenerate /»-type silicon system. 
The models investigated by GRAY [10], SHEWCHUN [11], WAXMAN [12] and FREEMAN 
[13] predict-no remarkable direct current flow if the metal Fermi level is not opposite 
to one of the semiconductor bands on the surface; but a significant, strongly frequence 
dependent alternative current will flow through the surface states also in this case. 
According to these models, there is a wide region of low conductance, called "con-
ductance well" [11], terminating at both ends in regions of rapidly rising conductance. 
Their investigations were made with oxide layers of about 50 A thickness, where the 
probability of penetration through the barrier is very low, and a considerable part 
of the drop of the applied bias occurs across the insulator. However, in the case of 
insulator thicknesses of about 20 A a considerable current flow could be found in 
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both forward and reverse direction. This case is similar to that of non ideal Schottky 
diodes, with the difference that in the latter there is a depleted semiconductor sur-
face also in a wide range of forward bias, consequently most of the drop of applied 
bias occurs across the semiconductor, and the potential drop across the insulator 
is negligible. 
For Al(Si02)Si devices with 15—25 A oxide thickness the potential distribution 
is more complicated; the I—V plots, in a wide range of applied bias, are not ex-
ponential— like those of MIS Schottky diodes — but of quadratic character. The 
aim of the present paper is to explain this behaviour by analyzing the conditions of 
the system. 
Analysis of the accumulation model 
Fig. 1 shows the band diagram of A(SiOa)Si tunnel structures. In absence of 
applied bias the conduction and valence band of the semiconductor, EC and EV, 
respectively, bend downwards at the surface; the Fermi level in the metal, EFMO, 
and in the semiconductor, EFS, are opposite. 
Due to the bending, the height of the barrier 
decreases towards the metal. The diagram also 
shows the four possible tunnel currents, asso-
ciated with the conduction and valence bands 
of the semiconductor. These four currents 
are considered as electron flows in the direc-
tions shown by the arrows, hole flows being 
treated as electron flows in the opposite direc-
tion. Without bias the sum of these four cur-
rent is equal to zero. 
When a positive bias VG is applied to 
the metal, the Fermi level in the metal, EFMA, 
drops below that in the bulk of the semi-
conductor, EFS; the average .barrier height 
decreases and the bending of the semi-
conductor bands becomes stronger in the same 
direction, resulting in an increased electron 
concentration at the surface. If the metal 
Fermi level is not opposite to the edge of the 
valence band at the surface, the dominating 
component of the tunnel currents will con-
sist of the tunneling of electrons from the 
conduction band into the metal. 
Using HARRISON'S equation [9], CARD et 
al. [2] calculated the current for tunneling of 
majority carriers from semiconductor to 
metal oxide semiconductor 
Fig. 1. Band diagram of a MOS tunnel 
•structure. Dotted lines: without bias; full 
lines: with bias voltage Vg. The four pos-
sible components of the tunnel current 
are shown by arrows: Jmc and Jmv denote 
the tunneling of electrons f rom metal into 
the conduction and valence band of the 
semiconductor, respectively, Jvm and Jcm 
the same in the opposite direction 
. . . metal under the following assumptions: 
i) The transmission coefficient of the film is unchanged in a wide region. 
ii) The effect of image forces on the height of the barrier can be neglected. 
iii) The quantum mechanical reflexion over the Schottky barrier in the tunneling 
can be neglected. 
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iv) The surface states are localised on the oxide semiconductor interface and the 
states in the oxide will only lower the potential across the oxide, but there is no 
remarkable current flow through them. 
For our following considerations, assumption iii) has no importance in con-
sequence of the accumulation. The effect of surface states exchanging their charges 
rather with the semiconductor than with the metal will shift the I— V characteristic 
to the left, while that of the others to the right. Accordingly, from the comparison 
of the experimental results with theoretical expressions, only the difference in density 
of the states of different type can be obtained. In case of thin layers, the current 
resulting from direct tunneling is greater by some orders of magnitude than that 
due to Fowler—Nordheim emission or Poole—Frenkel tunneling [10, 14]. 
For the tunnel current of electrons passing from the valence band into the 
metal, CARD et al. [2] gave the following expression: 
,327r 4 m t g 2 Jx = hZ • (kT) • exp • exp 
Ersa EFs j ^ (1) 
kT 
where mt is the transversal effective mass of electrons in the oxide, q the charge of 
an electron, 7 the absolute temperature, % the average barrier height, w the; thick-
ness of the oxide, h and k Planck's and Boltzman's constants, respectively. The 
difference between the edge of the conduction band at the surface, ECSA, and the 
semiconductor Fermi level, EFS, depends on the applied bias Vg. The last term in 
Eq. (1) can be written as follows: 
ECSA-EFS) 'ECSA-EC\ ( ^ - - E ^ ) . • JV». f exp — = e x p — - exp - — • = _ . e x p -kT ) kT ) r [ kT ) Nc kT 
(2) 
where Nc is the density of states, ND the concentration of donors, and \]/sa = 
= —q~1(Ecsa—Ec) the potential drop between the semiconductor surface and the 
underlying bulk. The potential drop corresponding to the applied bias appears partly 
in the insulator and partly on the semiconductor: 
VG = VIA-VM + IL/SA-TJJS0, 
where the indices "a" and "0" refer to the values with and without applied bias. 
With respect to the continuity of D lines at the oxide/semiconductor interface, 
EsES = and by writing ES = —grad i//M, where es, e( are the dielectric constants, 
ES, EI the electric field at the interface in the semiconductor and isolator, respectively, 
we have: 
The first integration of Poisson's equation gives the connection between the 
electrostatistic potential Ij/ and its derivate in the semiconductor surface region [15]: 
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Q 1 / £ kT 
where Y = ij/ is the dimensionless potential, LD = u s the Debye length, kT C 2nq ni 
X = — , the concentration of electrons in the intrinsic semiconductor, and 
N0 = ND. In the case of strong accumulation, when 7 » 1, F{)., Y) = —A_ iexp 
in a good approximation, and from Eq. (3) and (4) we have 
Yg = - Ys0 +p • exp - r, (5) 
where Y„= —Va, and the dimensionless parameters p = a n d 9 kT 9 edLBXi 
r = p - F(X, Tjo) are introduced 
The dominant term in Eq. (5) is the exponential expression for Ysa. Eq. (5) can 
be solved by succesive approximations: 
Y* = -2lnp + 2\n(Yg+Ys0 + r- Y^-1), (6) 
where Yjfa is the K-th approximation for Ysa, and Ys°a = y,0. 
Inserting the second approximation for Ysa in Eq. (2) and using Eq. (1), we obtain 
the expression for the tunnel current of accumulation mode MOS diodes biased in 
forward direction: 
7, = ^ l [ ^ + K 0 -2 j8- 1 ln j i (F 1 + Ki)]2 (7) 
where the constants^ 2 , V0, Vx and (1 stand for the following expressions: 
- j (2m, x)1/2 w 
A3 NC 
V0 = ß-1-(Ys0 + 2lnp) + V1, (8) 
Experimental results and discussion 
Samples were mechanically polished, chemically etched and after etching, a 
pyrolitical Si02 layer was grown from TEOS. In this layer quadratic windows of 
2.5 • 10~4 cm2 were made by photoresist technique. The thin tunnelable oxide layer 
was produced by oxidation at 600 °C in wet oxygen flow. A1 electrodes were depos-
ited in vacuo, followed by a photolithographic process to separate the structures 
from each other. The diagram of a completed structure is shown in Fig. 2. 
Current-voltage characteristics were measured with the circuit shown in Fig. 3. 
The bias Vg was regulated by the potentiometer Rl and the potential drop caused 
1 In «-type semiconductors of about 10 fi cm resistivity and n' = 20 Â thickness, />«J 0,1. 
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by tunnel current on the resistor R2 was measured with an electrometer. The resistance 
R2 could be varied from 102 Q to 105 Q. The potential drop on R2 was less than 10 mV, 
so it did not essentially influence the potential drop on the sample. The value of 
the upper limit of the capacitance was measured by a conventional capacitance 
bridge at 1 MHz. The value of both capacitances Cl and C2 was 0.1 |xF; thus they 
exerted no influence on the measured capacitance of the sample. 
At gate electrode7 v thermical SiO2 
20 A 
LAt contact 
Fig. 2. Schematic section of the sample Fig. 3. Circuit employed in the measurements 
The current through the samples increased with increasing bias as expected, 
but sometimes an unexpected current jump occurred. After this jump the original 
current-voltage characteristic could not be reproduced, the current being higher by 
some orders than in the first measurement; however, the capacitance-voltage character-
istics did not show any change. These phenomena are probably due to melting of 
the metal and some chemical reaction of the molten metal with the oxide at 
defects of structure, producing thus thinner points in the insulating layer. This can 
be considered as a starting breakdown state. The fact that the capacitance—voltage 
characteristics remain unchanged indicates that such processes occur only on a very 
small part of the surface. The I— V plots of such samples are very steep, and show a 
nearly exponential behaviour. This permits the differentiation of such /— V curves 
from those obtained with samples undamaged by the breakdown effect. 
Ji—V plots of same undamaged samples are shown in Fig. 4. It can be seen 
that the square root of current density as a function of bias shows linear behaviour 
in a wide range. This is in accordance with Eq. (7), where the last term does not 
change essentially with changing bias, compared with the gate voltage Vg, and can be 
considered as approximately constant. From Eq. (7) for Vg » / i _ 1 In [ft(Vg+ V±)] 
we obtain 
j = A.Vs + B (9) 
where B = A[V0 — 2/? -1 In ft(Vg + V^} and Vg is the mean value of the gate voltage 
in the range mentioned above. With the assumption that, for thin oxide layers, the 
values of the dielectric constant for bulk oxide and of the barrier height between the 
silicon dioxide and silicon, derived from measurements of thick layers, are still appli-
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where the oxide thickness w is given in A, and following values of the constants were 
used [16, 17, 2] 
LD = 2,2 cm ed = 3,8. 
ND = 6,4» 1 0 " u cm" 3 
N r = 2,8 • 1019 c m " 3 
e s = 11,8 
X = 3,15eV 
m, w f r , 9,11 • l0-28®2) 
Eq. (1) permits to determine the thickness of the barrier from the current volt-
age characteristics. In calculating the thickness of the barrier, CLARKE et al. [14] 
assume that the tunnel thick-
ness WTUMEI is smaller than 
the real thickness of the 
oxide, wox. By comparing 
their data and the calculated 
current value at 1 V bias, 
they conclude that wtunnel % 
% 0,6wox. The slopes of the 
curves resulting from pur 
measurements and the thick-
nesses calculated with Eq. 
(10) are listed in Table I. For 
comparison the table contains 
also the value of the upper 
limit of measured capacitan-
ce, the capacity COX for 1 cm2, 
calculated from the thickness, 
and the quotient of the capac-
itances calculated and measu-
red. It can be seen that this 
quotient, equal to that of the 
thicknesses calculated from 
the tunnel characteristics and 
f rom capacitance measure-
ments, varies between 0.8— 
0.95, i.e. the difference bet-
ween the tunnel thickness 
and effective capacitance 
thickness is less than pre-
dicted by the authors of [14]. 
The thicknesses determi-
ned in different ways inevi-
Fig. 4. Square root of tunnel current us bias for samples tablv differ in conseauence 
undamaged by breakdown, with reference to the samples in F •' , f 
the Table 1: 2: A ; 3: A ; 4:D . For curve 3 the Jt values 0 1 averaging tne surface 
are multiplied by 10. roughnesses, which exert dif-
2 The effective transversal mass of electron in silica obviously differing from the free electron 
mass, this value was used in accordance with [2], as respective data were not available. 
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Table I 
• N r 
A 
amps1''' - mi Us " 1 
c m " 1 
^ tunne l 
À 
• c m e a s 
upper limit 
PF 
^ o x , calc. 
. n F c m " 2 
r ̂
ox, meas. 
n F c m - 2 
r* 
^ o x . calc. 
c 
^ox,meas. 
1 0 . 3 1 4 1 8 . 2 4 2 3 0 . 1 8 7 0 . 1 6 9 0 . 9 3 
2 0 . 2 4 8 1 8 . 5 4 1 5 0 . 1 8 3 0 . 1 6 6 0 . 9 1 
3 0 . 0 1 6 6 2 1 . 3 3 3 5 0 . 1 6 0 0 . 1 3 3 0 . 8 1 3 
4 0 . 3 4 4 18.0 4 5 0 0 . 1 8 9 0 . 1 8 0 0 . 9 5 
ferent effects on different phenomena. In the case of tunneling the increase of the 
current due to the local decrease in oxide thickness is exponential, while that of 
the capacitance is linear. There are difficulties in employing the barrier height 
obtained from measurements performed on thick layers, as well as the bulk 
dielectric constant of the oxide. After etching there remains a layer of unknown 
composition, the thickness of which is comparable with the whole thickness of 
the insulator, causing also discrepancies between the experiments and the model 
treated here and those accepted by other authors. The effect of charges on the 
semiconductor surface has not been taken into account in our considerations. 
This makes impossible to compare the values of the constants V0 and V1, deter-
mined theoretically, with experimental values. The agreement between the behav-
iour of the experimental tunnel current and of that predicted by Eq. (7) indicates 
that, in a wide range of bias, the charge on the surface does not change essentially. 
Conclusions 
Harrison's theorem [9] on the tunneling process, further developed by CARD 
et al. [2] was applied to the description of accumulation mode MOS tunnel systems, 
under non degenerate conditions. 
The agreement between experimental and calculated results supports the validity 
of the following assumptions used in our calculations: 
a) the tunnel current in the accumulation region of the «-type silicon is con-
trolled by the concentration of free carriers in the conduction band at the surface, 
b) the effect of reverse current oh I—V plots of forward biased devices is 
negligible in a wide range, 
c) the changes in transmission of the barrier are negligible in a wide range 
of bias, 
d) changes in the charge at the silicon/silicon dioxide interface exert no remark-
able effect on the tunnel characteristics; this may be explained in two different ways: 
1) the interface states equilibrate with the metal, or 2) equilibrate with the semi-
conductor but, in the relevant bias range, the changes of the charges in the inter-
face states are negligible compared with those in the semiconductor bands. 
The validity of our calculations is restricted by the application of Boltzman's 
statistics. 
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ТУННЕЛИРОВАНИЕ В М Д П ТУННЕЛНЫХ СТРУКТУРАХ С ОТПИРАЮЩИМ 
НАПРЯЖЕНИЕМ 
М. И. Терек 
Выведено простое выражение для невырожденных М Д П туннелных диодов с тонкими 
окисными пленками ( ~ 2 0 А) с отпирающим напряжением для зависимости туннельного тока 
от напряжения, исползуя выражение туннельных токов в случае Шотковских диодов, получен-
ное Кар'дом и теорию пространственного заряда для вычисления распределения потенциала. 
Влияние поверхностных состояний явно не учтено. Экспериментальные результаты подт-
верждают справедливость полученного нами теоретического выражения в широком диапа-
зоне напряжений. Теория позволяет определить толщину туннелного слоя из измеренных 
характеристик. ' • 
